Past Papers Questions:

The next instruction to be carried out is

Section 3.3: Computer Architectures and the Fetch-Execute Cycle

May/June 2003

4

	LDAN 25	
	which loads the number 25 into the accumulator.	
	With reference to the special registers in a processor, describe the stages of the fetch-execute	cycle when dealing with
	this instruction.	[6]
Octo	<u>ober / November 2003</u>	
5	Describe the fetch/decode/execute/reset cycle when an ADD instruction is being executed.	
	You should include	
	_ Program Counter (PC)	
	_ Memory Address Register (MAR)	and the second se
	_ Memory Data Register (MDR)	
	_ Current Instruction Register (CIR)	
	_ Accumulator	
	in your answer.	[7]
May	<u>/June 2004</u>	
3	(a) Describe what is meant by Von Neumann architecture.	[3]
	(b) Explain the purpose of each of the following special registers in a processor.	
	(i) Program Counter (Sequence Control Register).	[2]
	(ii) Current Instruction Register.	[2]
	(iii) Memory Address Register.	[2]
	(iv) Memory Data Register.	[2]
	(v) Accumulator.	[2]

October/November 2004

5 (a) Describe the stages of the fetch/decode/execute/reset cycle, explaining how the special registers in the processor are used. You should use as an example the processing of a jump instruction. [9]

(b)

(i) Explain what is meant by a parallel processing system.

(ii) Give an advantage and a disadvantage of parallel processing as opposed to serial processing.[2]

[1]

8 (b) Explain the need for parallel architecture when using a computer to forecast the weather. [3]

May/June 2005

2 JUMP 300 is an instruction to be executed by a processor. It means that the next instruction the processor should process is held in location 300. Describe the stages of the fetch/decode/execute cycle and the effects on the contents of the registers in the processing of this instruction. [7]

9 Discuss the need for parallel architecture when processing some simulations. [4]

October/November 2005

4 A processor is to carry out the instruction ADD 200. This instruction means that the contents of memory location 200 should be added to the accumulator.

Describe the steps of the fetch-execute cycle, stating the effect on the registers in the processor, when carrying out this instruction. [8]

Reinforcement: 05-10 Years' relevant CIE questions. Section 3.3

MANNAR LE Con M 'n \mathbf{m}

May/June 2006

5 Describe the fetch/decode/execute/reset cycle when the next instruction to be executed is an unconditional jump instruction. [7]

October/November 2006

- (a) Describe the purpose of the following registers in a processor: 1
 - (i) Current instruction register (CIR).
 - (ii) Memory address register (MAR),
 - (iii) Program counter (PC).
 - (iv) Index register (IR).
 - (i) Explain how a parallel processor system differs from a sequential processor (b) system. [2]

(ii) Give an example of an application for which it would be sensible to use parallel processing, justifying your choice. [2]

[2]

[2]

[2]

[2]

[2]

May/June 2007

- (a) Describe what is meant by Von Neumann architecture. 7
 - (i) Explain how parallel processing differs from serial processing. [2] (b) (ii) State an application which would use parallel processing, giving a reason for your answer. [2]

October/November 2007

- (a) Using an example application, explain why some applications require parallel processing 8 rather than serial processing. [3] [3]
 - (b) Describe what is needed to run a parallel process rather than a serial process.

May/June 2008

- 6 (i) State what is held in the Program Counter (PC) during the fetch/execute cycle.[1] (a) (ii) Explain how the contents of the PC change during the fetch/execute cycle. [4]
 - (b) Describe the contents of the memory address register (MAR) during the fetch/execute cycle. [4]

Compiled By: ZAK Created on 9/17/2006 1:33:00 PM Page 2 of 2